This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH, alpha]: Fix PR42113

On 11/21/2009 01:11 AM, Richard Henderson wrote:
On 11/20/2009 10:16 AM, Uros Bizjak wrote: 
PR target/42113
* config/alpha/alpha.md (*cmp_sadd_si): Change mode
of scratch register to SImode.
(*cmp_sadd_sidi): Ditto.
(*cmp_ssub_si): Ditto.
(*cmp_ssub_sidi): Ditto.

Ok.

Thanks!

However, I have changed the patch a bit, instead of:

-    operands[5] = operands[0];
+    operands[5] = gen_lowpart (SImode, operands[0]);


operand[5] register is generated with:

+ operands[5] = gen_rtx_REG (SImode, REGNO (operands[0]));

We have assignment to (match_dup 5), and an assignment to a subreg is probably not valid for a comparison operator we are splitting to.

Uros.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]