This is the mail archive of the
mailing list for the GCC project.
RE: [PATCH]: R10000 Needs LL/SC Workaround in Gcc
On Mon, 3 Nov 2008, Paul_Koning@Dell.com wrote:
> > I believe (but have not checked) that all CPUs/ISAs that are within the
> >MIPS II - MIPS IV range enable -mbranch-likely by default,
> Not quite. sb1 has no-branch-likely. It actually does implement the
> instruction but the documentation clearly states that it should be
Well, the SB-1 is a MIPS architecture processor (a MIPS64 one to be
exact) and as such not within the MIPS II - MIPS IV ISA range and what you
say by definition stands for any other MIPS architecture implementation
too. This is not relevant though as MIPS64 code won't run on a MIPS IV
processor such as the R10k anyway.