This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: [PATCH] Fix middle-end/36444, ICE gen_lowpart_general with -O1 with vector registers

From: "Andrew Pinski" <Andrew_Pinski at playstation dot sony dot com>
To: "H.J. Lu" <hjl dot tools at gmail dot com>
Cc: gcc-patches <gcc-patches at gcc dot gnu dot org>
Date: Fri, 29 Aug 2008 15:20:11 -0700
Subject: Re: [PATCH] Fix middle-end/36444, ICE gen_lowpart_general with -O1 with vector registers
References: <de8d50360808291455o184ee114g3bed0d6c1b91f906@mail.gmail.com> <6dc9ffc80808291514s192c507br52d426556f4064c1@mail.gmail.com>

On Fri, Aug 29, 2008 at 3:14 PM, H.J. Lu <hjl.tools@gmail.com> wrote:
> You need -mavx to trigger this bug on x86 since V8SI is only supported
> with -mavx.
> That is why my original testcase is in gcc.target/i386

You can test the whole testsuite with -mavx enabled (and most likely
should as there are vector testcases there already).  I wanted to get
a generic testcase so it tests every where.  If you want to add
special options to the testcase, you can by adding a new testcase.

Thanks,
Andrew Pinski

Follow-Ups:
- Re: [PATCH] Fix middle-end/36444, ICE gen_lowpart_general with -O1 with vector registers
  - From: H.J. Lu

References:
- [PATCH] Fix middle-end/36444, ICE gen_lowpart_general with -O1 with vector registers
  - From: Andrew Pinski
- Re: [PATCH] Fix middle-end/36444, ICE gen_lowpart_general with -O1 with vector registers
  - From: H.J. Lu

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]