This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [patch] Add DFA-based pipeline descriptions for MIPS 24K core.


David Ung <davidu@mips.com> writes:
>> > ;; Unknown stores assumed to transfer integers.
>> > (define_insn_reservation "r24k_unknown_store" 1 
>> >   (and (eq_attr "cpu" "24k,24kx")
>> >        (and (eq_attr "type" "store")
>> > 	    (eq_attr "mode" "unknown")))
>> >   "r24k_iss+r24k_ixu_arith")
>> 
>> Why did you exclude "unknown" in the previous reservation and then
>> implement the same behaviour using a second reservation?
>
> in mips.md there's this pattern for .cprestore and it returns with
> "store" type:
>
> (define_insn "cprestore"
>   [(unspec_volatile [(match_operand 0 "const_int_operand" "I,i")]
> 		    UNSPEC_CPRESTORE)]
>   ""
> {
>   if (set_nomacro && which_alternative == 1)
>     return ".set\tmacro\;.cprestore\t%0\;.set\tnomacro";
>   else
>     return ".cprestore\t%0";
> }
>   [(set_attr "type" "store")
>    (set_attr "length" "4,12")])
>
> and we don't want this pattern to match as r24k_int_store.

Why not?

Richard


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]