This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
[committed] Follow-on from PR target/16144
- From: Richard Sandiford <rsandifo at redhat dot com>
- To: gcc-patches at gcc dot gnu dot org
- Date: Fri, 25 Jun 2004 08:04:20 +0100
- Subject: [committed] Follow-on from PR target/16144
This patch fixes a bit of gratuitous cut-&-paste that I noticed
while working on target/16144. I'm posting it separately since it
isn't suitable for 3.4.
Tested on mips64el-linux-gnu, applied to HEAD.
Richard
* config/mips/mips.c (reg_or_const_float_1_operand): Reimplement
in terms of const_float_1_operand.
Index: config/mips/mips.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/mips/mips.c,v
retrieving revision 1.362.4.12
diff -c -p -F^\([(a-zA-Z0-9_]\|#define\) -r1.362.4.12 mips.c
*** config/mips/mips.c 17 Mar 2004 07:03:38 -0000 1.362.4.12
--- config/mips/mips.c 24 Jun 2004 18:06:25 -0000
*************** reg_or_0_operand (rtx op, enum machine_m
*** 1404,1429 ****
}
}
! /* Accept a register or the floating point constant 1 in the appropriate mode. */
int
reg_or_const_float_1_operand (rtx op, enum machine_mode mode)
{
! REAL_VALUE_TYPE d;
!
! switch (GET_CODE (op))
! {
! case CONST_DOUBLE:
! if (mode != GET_MODE (op)
! || (mode != DFmode && mode != SFmode))
! return 0;
!
! REAL_VALUE_FROM_CONST_DOUBLE (d, op);
! return REAL_VALUES_EQUAL (d, dconst1);
!
! default:
! return register_operand (op, mode);
! }
}
/* Accept the floating point constant 1 in the appropriate mode. */
--- 1404,1416 ----
}
}
! /* Accept a register or the floating point constant 1 in the
! appropriate mode. */
int
reg_or_const_float_1_operand (rtx op, enum machine_mode mode)
{
! return const_float_1_operand (op, mode) || register_operand (op, mode);
}
/* Accept the floating point constant 1 in the appropriate mode. */