This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH]: Disable -fweb on 68hc11


Hi Stephane,

> (define_insn "*ashlsi3_const"
> ~  [(set (match_operand:SI 0 "register_operand" "+D")
> 	(ashift:SI (match_dup 0)
> 	           (match_operand:HI 1 "const_int_operand" "")))
> ~   (clobber (match_scratch:HI 2 "=y"))]

I thought this should be something like

[(set (match_operand:SI 0 "register_operand" "=D")
      (ashift:SI (match_operand:SI 1 "register_operand" "0")
		 (match_operand:HI 2 "const_int_operand" "")))
 (clobber (match_scratch:HI 3 "=y"))]

It is the register allocator that actually matches operands[0] and
operands[1], not by using match_dup.

Kazu Hirata


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]