This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: 3.4 PATCH: Enable mips2 default for IRIX 6 O32
- From: Eric Christopher <echristo at redhat dot com>
- To: Rainer Orth <ro at TechFak dot Uni-Bielefeld dot DE>
- Cc: gcc-patches at gcc dot gnu dot org
- Date: 16 Jun 2003 17:36:44 -0700
- Subject: Re: 3.4 PATCH: Enable mips2 default for IRIX 6 O32
- Organization:
- References: <16110.1267.931537.875742@xayide.TechFak.Uni-Bielefeld.DE>
> It turns out that while the IRIX 6 O32 as understands the break
> instruction, the first operand (breakcode1) is mandatory, while optional
> for gas. See
>
> http://techpubs.sgi.com/library/tpl/cgi-bin/getdoc.cgi/0650/bks/SGI_Developer/books/MProAsLg_PG/sgi_html/ch05.html#Z81460
>
> This is a bug in the trap define_insn, which should be fixed.
>
Please file this in bugzilla unless you plan on fixing it shortly then
:)
> O32 ABI default ISA, mips1. The following patch fixes this by undefining
> MIPS_CPU_STRING_DEFAULT.
> Ok for mainline?
Please define to r6000 instead.
Thanks.
-eric
--
Eric Christopher <echristo@redhat.com>