This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[patch] sh/*: Fix comment typos.


Hi,

Attached is a patch to fix comment typos.  Committed as obvious.

Kazu Hirata

2003-01-30  Kazu Hirata  <kazu@cs.umass.edu>

	* config/sh/lib1funcs.asm: Fix comment typos.
	* config/sh/linux.h: Likewise.
	* config/sh/sh.c: Likewise.
	* config/sh/sh.md: Likewise.

Index: lib1funcs.asm
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/sh/lib1funcs.asm,v
retrieving revision 1.33
diff -u -r1.33 lib1funcs.asm
--- lib1funcs.asm	24 Jan 2003 15:45:52 -0000	1.33
+++ lib1funcs.asm	30 Jan 2003 06:14:56 -0000
@@ -2520,7 +2520,7 @@
 	Its execution time is linear on the
 	number of registers that actually have to be copied, and it is
 	optimized for structures larger than 64 bits, as opposed to
-	invidivual `long long' arguments.  See sh.h for details on the
+	individual `long long' arguments.  See sh.h for details on the
 	actual bit pattern.  */
 	
 	.global	GLOBAL(GCC_shcompact_incoming_args)
Index: linux.h
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/sh/linux.h,v
retrieving revision 1.11
diff -u -r1.11 linux.h
--- linux.h	18 Dec 2002 02:26:03 -0000	1.11
+++ linux.h	30 Jan 2003 06:14:56 -0000
@@ -1,5 +1,5 @@
 /* Definitions for SH running Linux-based GNU systems using ELF
-   Copyright (C) 1999, 2000, 2002 Free Software Foundation, Inc.
+   Copyright (C) 1999, 2000, 2002, 2003 Free Software Foundation, Inc.
    Contributed by Kazumoto Kojima <kkojima@rr.iij4u.or.jp>
 
 This file is part of GNU CC.
@@ -162,7 +162,7 @@
 #endif /* defined (__SH5__) */
 
 #if defined (__SH5__) && __SH5__ != 32
-/* MD_FALLBACK_FRAME_STATE_FOR is not yet defiened for SHMEDIA.  */
+/* MD_FALLBACK_FRAME_STATE_FOR is not yet defined for SHMEDIA.  */
 #else /* defined (__SH5__) && __SH5__ != 32 */
 
 #if defined (__SH3E__) || defined (__SH4__) || defined (__SH5__)
Index: sh.c
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/sh/sh.c,v
retrieving revision 1.194
diff -u -r1.194 sh.c
--- sh.c	28 Jan 2003 18:08:54 -0000	1.194
+++ sh.c	30 Jan 2003 06:14:59 -0000
@@ -6663,7 +6663,7 @@
   if (GET_CODE (v) != CONST_VECTOR
       || (GET_MODE (v) != mode && mode != VOIDmode))
     return 0;
-  /* Determine numbers of last and of least significat elements.  */
+  /* Determine numbers of last and of least significant elements.  */
   last = XVECLEN (v, 0) - 1;
   least = TARGET_LITTLE_ENDIAN ? 0 : last;
   if (GET_CODE (XVECEXP (v, 0, least)) != CONST_INT)
@@ -6878,7 +6878,7 @@
 }
 
 /* ??? gcc does flow analysis strictly after common subexpression
-   elimination.  As a result, common subespression elimination fails
+   elimination.  As a result, common subexpression elimination fails
    when there are some intervening statements setting the same register.
    If we did nothing about this, this would hurt the precision switching
    for SH4 badly.  There is some cse after reload, but it is unable to
@@ -7619,7 +7619,7 @@
       rtx quad0 = gen_reg_rtx (DImode), cxtload = gen_reg_rtx (DImode);
       rtx quad1 = gen_reg_rtx (DImode), quad2 = gen_reg_rtx (DImode);
       /* movi 0,r1: 0xcc000010 shori 0,r1: c8000010  concatenated,
-	 rotated 10 right, and higer 16 bit of every 32 selected.  */
+	 rotated 10 right, and higher 16 bit of every 32 selected.  */
       rtx movishori
 	= force_reg (V2HImode, (simplify_gen_subreg
 				(V2HImode, GEN_INT (0x4330432), SImode, 0)));
Index: sh.md
===================================================================
RCS file: /cvs/gcc/gcc/gcc/config/sh/sh.md,v
retrieving revision 1.137
diff -u -r1.137 sh.md
--- sh.md	24 Jan 2003 15:45:53 -0000	1.137
+++ sh.md	30 Jan 2003 06:15:02 -0000
@@ -227,7 +227,7 @@
 ;; fpconv_media	SHmedia single precision floating point conversions
 ;; fstore_media	SHmedia floating point register store instructions
 ;; gettr_media	SHmedia gettr instruction
-;; invalidate_line_media SHmedia invaldiate_line sequence
+;; invalidate_line_media SHmedia invalidate_line sequence
 ;; jump_media	SHmedia unconditional branch instructions
 ;; load_media	SHmedia general register load instructions
 ;; pt_media	SHmedia pt instruction (expanded by assembler)
@@ -236,7 +236,7 @@
 ;; mcmp_media	SHmedia multimedia compare, absolute, saturating ops
 ;; mac_media	SHmedia mac-style fixed point operations
 ;; d2mpy_media	SHmedia: two 32 bit integer multiplies
-;; atrans	SHmedia approximate transcendential functions
+;; atrans	SHmedia approximate transcendental functions
 ;; ustore_media	SHmedia unaligned stores
 ;; nil		no-op move, will be deleted.
 
@@ -1252,7 +1252,7 @@
 ; the udivsi3 libcall has the same name, we must consider all registers
 ; clobbered that are in the union of the registers clobbered by the
 ; shmedia and the shcompact implementation.  Note, if the shcompact
-; implemenation actually used shcompact code, we'd need to clobber
+; implementation actually used shcompact code, we'd need to clobber
 ; also r23 and fr23.
 (define_insn "udivsi3_i1_media"
   [(set (match_operand:SI 0 "register_operand" "=z")
@@ -1418,7 +1418,7 @@
 ; the sdivsi3 libcall has the same name, we must consider all registers
 ; clobbered that are in the union of the registers clobbered by the
 ; shmedia and the shcompact implementation.  Note, if the shcompact
-; implemenation actually used shcompact code, we'd need to clobber
+; implementation actually used shcompact code, we'd need to clobber
 ; also r22, r23 and fr23.
 (define_insn "divsi3_i1_media"
   [(set (match_operand:SI 0 "register_operand" "=z")
@@ -10596,8 +10596,8 @@
   "issue+load_store")
 
 ;; We don't model all pipeline stages; we model the issue ('D') stage
-;; inasmuch as we allow only two instructions to issue simultanously,
-;; and CO instructions prevent any simultanous issue of another instruction.
+;; inasmuch as we allow only two instructions to issue simultaneously,
+;; and CO instructions prevent any simultaneous issue of another instruction.
 ;; (This uses pipe_01 and pipe_02).
 ;; Double issue of EX insns is prevented by using the int unit in the EX stage.
 ;; Double issue of EX / BR insns is prevented by using the int unit /
@@ -10610,7 +10610,7 @@
 ;; (except in the cases outlined above), nor to describe the FS stage after
 ;; the F2 stage.
 
-;; Other MT  group intructions(1 step operations)
+;; Other MT  group instructions(1 step operations)
 ;; Group:	MT
 ;; Latency: 	1
 ;; Issue Rate: 	1


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]