This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [3.4-BIB] Optimize cvtsd2ss for Athlon/K8

On Wed, Nov 27, 2002 at 02:11:27PM +0100, Jan Hubicka wrote:
> 	* i386.c (x86_sse_partial_regs_for_cvtsd2ss): New.
> 	* i386.h (x86_sse_partial_regs_for_cvtsd2ss): Declare.
> 	(TARGET_SSE_PARTIAL_REGS_FOR_CVTSD2SS): New macro.
> 	* i386.md (truncdfsf patterns and splitters): Use
> 	TARGET_SSE_PARTIAL_REGS_FOR_CVTSD2SS

Ok, except,

> + /* Athlon optimizes partial-register FPS special case, thus avoiding the
> +    need for extra instructions beforehand  */
> + const int x86_sse_partial_regs_for_cvtsd2ss = 0;

"0"?  Surely you mean m_ATHLON_K8.  Missing "." at end of comment.


r~
Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]