This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
patch: altivec predicates
- From: Aldy Hernandez <aldyh at redhat dot com>
- To: gcc-patches at gcc dot gnu dot org
- Cc: dje at watson dot ibm dot com
- Date: Mon, 7 Jan 2002 19:52:33 -0800
- Subject: patch: altivec predicates
hullo.
i'm going through all the altivec intrinsics that we missed, and
adding them.
this patch adds the altivec predicates.
tested on darwin.
ok?
2002-01-07 Aldy Hernandez <aldyh@redhat.com>
* config/rs6000/rs6000.c (bdesc_2arg): Add altivec predicates.
(altivec_init_builtins): New node v4si_ftype_v16qi_v16qi.
* config/rs6000/rs6000.h (rs6000_builtins): Add enums for altivec
predicates.
* config/rs6000/rs6000.md: Add altivec predicate patterns.
* testsuite/gcc.dg/altivec-4.c: Test altivec predicates.
Index: config/rs6000/rs6000.c
===================================================================
RCS file: /cvs/uberbaum/gcc/config/rs6000/rs6000.c,v
retrieving revision 1.274
diff -c -p -r1.274 rs6000.c
*** rs6000.c 2002/01/08 01:13:36 1.274
--- rs6000.c 2002/01/08 03:03:36
*************** static const struct builtin_description
*** 3357,3362 ****
--- 3357,3375 ----
{ MASK_ALTIVEC, CODE_FOR_altivec_vsum2sws, "__builtin_altivec_vsum2sws", ALTIVEC_BUILTIN_VSUM2SWS },
{ MASK_ALTIVEC, CODE_FOR_altivec_vsumsws, "__builtin_altivec_vsumsws", ALTIVEC_BUILTIN_VSUMSWS },
{ MASK_ALTIVEC, CODE_FOR_xorv4si3, "__builtin_altivec_vxor", ALTIVEC_BUILTIN_VXOR },
+ { MASK_ALTIVEC, CODE_FOR_altivec_vcmpbfp_p, "__builtin_altivec_vcmpbfp_p", ALTIVEC_BUILTIN_VCMPBFP_P },
+ { MASK_ALTIVEC, CODE_FOR_altivec_vcmpeqfp_p, "__builtin_altivec_vcmpeqfp_p", ALTIVEC_BUILTIN_VCMPEQFP_P },
+ { MASK_ALTIVEC, CODE_FOR_altivec_vcmpequb_p, "__builtin_altivec_vcmpequb_p", ALTIVEC_BUILTIN_VCMPEQUB_P },
+ { MASK_ALTIVEC, CODE_FOR_altivec_vcmpequh_p, "__builtin_altivec_vcmpequh_p", ALTIVEC_BUILTIN_VCMPEQUH_P },
+ { MASK_ALTIVEC, CODE_FOR_altivec_vcmpequw_p, "__builtin_altivec_vcmpequw_p", ALTIVEC_BUILTIN_VCMPEQUW_P },
+ { MASK_ALTIVEC, CODE_FOR_altivec_vcmpgefp_p, "__builtin_altivec_vcmpgefp_p", ALTIVEC_BUILTIN_VCMPGEFP_P },
+ { MASK_ALTIVEC, CODE_FOR_altivec_vcmpgtfp_p, "__builtin_altivec_vcmpgtfp_p", ALTIVEC_BUILTIN_VCMPGTFP_P },
+ { MASK_ALTIVEC, CODE_FOR_altivec_vcmpgtsb_p, "__builtin_altivec_vcmpgtsb_p", ALTIVEC_BUILTIN_VCMPGTSB_P },
+ { MASK_ALTIVEC, CODE_FOR_altivec_vcmpgtsh_p, "__builtin_altivec_vcmpgtsh_p", ALTIVEC_BUILTIN_VCMPGTSH_P },
+ { MASK_ALTIVEC, CODE_FOR_altivec_vcmpgtsw_p, "__builtin_altivec_vcmpgtsw_p", ALTIVEC_BUILTIN_VCMPGTSW_P },
+ { MASK_ALTIVEC, CODE_FOR_altivec_vcmpgtub_p, "__builtin_altivec_vcmpgtub_p", ALTIVEC_BUILTIN_VCMPGTUB_P },
+ { MASK_ALTIVEC, CODE_FOR_altivec_vcmpgtuh_p, "__builtin_altivec_vcmpgtuh_p", ALTIVEC_BUILTIN_VCMPGTUH_P },
+ { MASK_ALTIVEC, CODE_FOR_altivec_vcmpgtuw_p, "__builtin_altivec_vcmpgtuw_p", ALTIVEC_BUILTIN_VCMPGTUW_P },
};
/* Simple unary operations: VECb = foo (unsigned literal) or VECb =
*************** altivec_init_builtins (void)
*** 3998,4003 ****
--- 4011,4022 ----
tree_cons (NULL_TREE, V4SI_type_node,
endlink)));
+ tree v4si_ftype_v16qi_v16qi
+ = build_function_type (V4SI_type_node,
+ tree_cons (NULL_TREE, V16QI_type_node,
+ tree_cons (NULL_TREE, V16QI_type_node,
+ endlink)));
+
tree v4si_ftype_v8hi_v4si
= build_function_type (V4SI_type_node,
tree_cons (NULL_TREE, V8HI_type_node,
*************** altivec_init_builtins (void)
*** 4195,4200 ****
--- 4214,4223 ----
/* vint, vchar, vint. */
else if (mode0 == V4SImode && mode1 == V16QImode && mode2 == V4SImode)
type = v4si_ftype_v16qi_v4si;
+
+ /* vint, vchar, vchar. */
+ else if (mode0 == V4SImode && mode1 == V16QImode && mode2 == V16QImode)
+ type = v4si_ftype_v16qi_v16qi;
/* vint, vshort, vint. */
else if (mode0 == V4SImode && mode1 == V8HImode && mode2 == V4SImode)
Index: config/rs6000/rs6000.h
===================================================================
RCS file: /cvs/uberbaum/gcc/config/rs6000/rs6000.h,v
retrieving revision 1.169
diff -c -p -r1.169 rs6000.h
*** rs6000.h 2002/01/07 20:43:17 1.169
--- rs6000.h 2002/01/08 03:03:55
*************** enum rs6000_builtins
*** 2960,2964 ****
ALTIVEC_BUILTIN_VUPKHSH,
ALTIVEC_BUILTIN_VUPKLSB,
ALTIVEC_BUILTIN_VUPKLPX,
! ALTIVEC_BUILTIN_VUPKLSH
};
--- 2960,2977 ----
ALTIVEC_BUILTIN_VUPKHSH,
ALTIVEC_BUILTIN_VUPKLSB,
ALTIVEC_BUILTIN_VUPKLPX,
! ALTIVEC_BUILTIN_VUPKLSH,
! ALTIVEC_BUILTIN_VCMPBFP_P,
! ALTIVEC_BUILTIN_VCMPEQFP_P,
! ALTIVEC_BUILTIN_VCMPEQUB_P,
! ALTIVEC_BUILTIN_VCMPEQUH_P,
! ALTIVEC_BUILTIN_VCMPEQUW_P,
! ALTIVEC_BUILTIN_VCMPGEFP_P,
! ALTIVEC_BUILTIN_VCMPGTFP_P,
! ALTIVEC_BUILTIN_VCMPGTSB_P,
! ALTIVEC_BUILTIN_VCMPGTSH_P,
! ALTIVEC_BUILTIN_VCMPGTSW_P,
! ALTIVEC_BUILTIN_VCMPGTUB_P,
! ALTIVEC_BUILTIN_VCMPGTUH_P,
! ALTIVEC_BUILTIN_VCMPGTUW_P
};
Index: config/rs6000/rs6000.md
===================================================================
RCS file: /cvs/uberbaum/gcc/config/rs6000/rs6000.md,v
retrieving revision 1.152
diff -c -p -r1.152 rs6000.md
*** rs6000.md 2002/01/07 20:43:18 1.152
--- rs6000.md 2002/01/08 03:04:31
***************
*** 15272,15274 ****
--- 15272,15380 ----
"TARGET_ALTIVEC"
"vupklsh %0, %1"
[(set_attr "type" "vecperm")])
+
+ ;; AltiVec predicates.
+
+ (define_insn "altivec_vcmpequb_p"
+ [(set (match_operand:V4SI 0 "register_operand" "=v")
+ (unspec:V4SI [(match_operand:V16QI 1 "register_operand" "v")
+ (match_operand:V16QI 2 "register_operand" "v")] 173))]
+ "TARGET_ALTIVEC"
+ "vcmpequb. %0,%1,%2"
+ [(set_attr "type" "veccmp")])
+
+ (define_insn "altivec_vcmpequh_p"
+ [(set (match_operand:V4SI 0 "register_operand" "=v")
+ (unspec:V4SI [(match_operand:V8HI 1 "register_operand" "v")
+ (match_operand:V8HI 2 "register_operand" "v")] 174))]
+ "TARGET_ALTIVEC"
+ "vcmpequh. %0,%1,%2"
+ [(set_attr "type" "veccmp")])
+
+ (define_insn "altivec_vcmpequw_p"
+ [(set (match_operand:V4SI 0 "register_operand" "=v")
+ (unspec:V4SI [(match_operand:V4SI 1 "register_operand" "v")
+ (match_operand:V4SI 2 "register_operand" "v")] 175))]
+ "TARGET_ALTIVEC"
+ "vcmpequw. %0,%1,%2"
+ [(set_attr "type" "veccmp")])
+
+ (define_insn "altivec_vcmpeqfp_p"
+ [(set (match_operand:V4SI 0 "register_operand" "=v")
+ (unspec:V4SI [(match_operand:V4SF 1 "register_operand" "v")
+ (match_operand:V4SF 2 "register_operand" "v")] 176))]
+ "TARGET_ALTIVEC"
+ "vcmpeqfp. %0,%1,%2"
+ [(set_attr "type" "veccmp")])
+
+ (define_insn "altivec_vcmpgtub_p"
+ [(set (match_operand:V4SI 0 "register_operand" "=v")
+ (unspec:V4SI [(match_operand:V16QI 1 "register_operand" "v")
+ (match_operand:V16QI 2 "register_operand" "v")] 177))]
+ "TARGET_ALTIVEC"
+ "vcmpgtub. %0,%1,%2"
+ [(set_attr "type" "veccmp")])
+
+ (define_insn "altivec_vcmpgtsb_p"
+ [(set (match_operand:V4SI 0 "register_operand" "=v")
+ (unspec:V4SI [(match_operand:V16QI 1 "register_operand" "v")
+ (match_operand:V16QI 2 "register_operand" "v")] 178))]
+ "TARGET_ALTIVEC"
+ "vcmpgtsb. %0,%1,%2"
+ [(set_attr "type" "veccmp")])
+
+ (define_insn "altivec_vcmpgtuw_p"
+ [(set (match_operand:V4SI 0 "register_operand" "=v")
+ (unspec:V4SI [(match_operand:V4SI 1 "register_operand" "v")
+ (match_operand:V4SI 2 "register_operand" "v")] 179))]
+ "TARGET_ALTIVEC"
+ "vcmpgtuw. %0,%1,%2"
+ [(set_attr "type" "veccmp")])
+
+ (define_insn "altivec_vcmpgtsw_p"
+ [(set (match_operand:V4SI 0 "register_operand" "=v")
+ (unspec:V4SI [(match_operand:V4SI 1 "register_operand" "v")
+ (match_operand:V4SI 2 "register_operand" "v")] 180))]
+ "TARGET_ALTIVEC"
+ "vcmpgtsw. %0,%1,%2"
+ [(set_attr "type" "veccmp")])
+
+ (define_insn "altivec_vcmpgefp_p"
+ [(set (match_operand:V4SI 0 "register_operand" "=v")
+ (unspec:V4SI [(match_operand:V4SF 1 "register_operand" "v")
+ (match_operand:V4SF 2 "register_operand" "v")] 181))]
+ "TARGET_ALTIVEC"
+ "vcmpgefp. %0,%1,%2"
+ [(set_attr "type" "veccmp")])
+
+ (define_insn "altivec_vcmpgtfp_p"
+ [(set (match_operand:V4SI 0 "register_operand" "=v")
+ (unspec:V4SI [(match_operand:V4SF 1 "register_operand" "v")
+ (match_operand:V4SF 2 "register_operand" "v")] 182))]
+ "TARGET_ALTIVEC"
+ "vcmpgtfp. %0,%1,%2"
+ [(set_attr "type" "veccmp")])
+
+ (define_insn "altivec_vcmpbfp_p"
+ [(set (match_operand:V4SI 0 "register_operand" "=v")
+ (unspec:V4SI [(match_operand:V4SF 1 "register_operand" "v")
+ (match_operand:V4SF 2 "register_operand" "v")] 183))]
+ "TARGET_ALTIVEC"
+ "vcmpbfp. %0,%1,%2"
+ [(set_attr "type" "veccmp")])
+
+ (define_insn "altivec_vcmpgtuh_p"
+ [(set (match_operand:V4SI 0 "register_operand" "=v")
+ (unspec:V4SI [(match_operand:V8HI 1 "register_operand" "v")
+ (match_operand:V8HI 2 "register_operand" "v")] 184))]
+ "TARGET_ALTIVEC"
+ "vcmpgtuh. %0,%1,%2"
+ [(set_attr "type" "veccmp")])
+
+ (define_insn "altivec_vcmpgtsh_p"
+ [(set (match_operand:V4SI 0 "register_operand" "=v")
+ (unspec:V4SI [(match_operand:V8HI 1 "register_operand" "v")
+ (match_operand:V8HI 2 "register_operand" "v")] 185))]
+ "TARGET_ALTIVEC"
+ "vcmpgtsh. %0,%1,%2"
+ [(set_attr "type" "veccmp")])
Index: testsuite/gcc.dg/altivec-4.c
===================================================================
RCS file: /cvs/uberbaum/gcc/testsuite/gcc.dg/altivec-4.c,v
retrieving revision 1.1
diff -c -p -r1.1 altivec-4.c
*** altivec-4.c 2001/12/14 06:37:02 1.1
--- altivec-4.c 2002/01/08 03:04:31
***************
*** 1,10 ****
--- 1,33 ----
/* { dg-do compile { target powerpc-*-* } } */
/* { dg-options "-maltivec -O0 -Wall" } */
+ #define vector __attribute__((vector_size(16)))
+
int __attribute__((mode(V4SI))) x, y;
+ vector int i,j,k;
+ vector short s,t,u;
+ vector char c,d,e;
+ vector float f,g,h;
+
void
b()
{
__builtin_altivec_vadduwm (x, y);
+
+ /* Make sure the predicates accept correct argument types. */
+
+ k = __builtin_altivec_vcmpbfp_p (f, g);
+ k = __builtin_altivec_vcmpeqfp_p (f, g);
+ k = __builtin_altivec_vcmpequb_p (c, d);
+ k = __builtin_altivec_vcmpequh_p (s, t);
+ k = __builtin_altivec_vcmpequw_p (i, j);
+ k = __builtin_altivec_vcmpgefp_p (f, g);
+ k = __builtin_altivec_vcmpgtfp_p (f, g);
+ k = __builtin_altivec_vcmpgtsb_p (c, d);
+ k = __builtin_altivec_vcmpgtsh_p (s, t);
+ k = __builtin_altivec_vcmpgtsw_p (i, j);
+ k = __builtin_altivec_vcmpgtub_p (c, d);
+ k = __builtin_altivec_vcmpgtuh_p (s, t);
+ k = __builtin_altivec_vcmpgtuw_p (i, j);
}