This is the mail archive of the gcc-help@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: mlock in cache

From: Christos <xristos dot tsop at gmail dot com>
To: gcc-help at gcc dot gnu dot org
Cc: Andrew Haley <aph at redhat dot com>
Date: Fri, 02 Aug 2013 16:37:38 +0100
Subject: Re: mlock in cache
References: <51FBBE65 dot 2000406 at gmail dot com> <51FBC1DE dot 3000501 at redhat dot com> <51FBCA48 dot 20106 at gmail dot com> <51FBCFCD dot 9070609 at redhat dot com>

On 08/02/2013 04:27 PM, Andrew Haley wrote:

I'm pretty sure that there should be
a way for this to be done in assembly,

Why do you think so?  I'm looking at
http://download.intel.com/products/processor/manual/253668.pdf and I
can't see it.

I'm saying so because even if there is no provided API to do so, if youwork at a low level (requires messing with the memory management also)there must be a way to achieve it. Also a non-intrusive but naive way isalso to perform repeated prefetching so that you keep the lines at thetop of the LRU.


--
Christos Tsopokis

References:
- mlock in cache
  - From: Christos
- Re: mlock in cache
  - From: Andrew Haley
- Re: mlock in cache
  - From: Christos
- Re: mlock in cache
  - From: Andrew Haley

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]