This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug target/71216] [4.9/5/6/7 Regression] Incorrect PPC assembly due to inserted .machine pseudo-op


https://gcc.gnu.org/bugzilla/show_bug.cgi?id=71216

Segher Boessenkool <segher at gcc dot gnu.org> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
             Status|UNCONFIRMED                 |NEW
   Last reconfirmed|                            |2016-07-18
                 CC|                            |segher at gcc dot gnu.org
      Known to work|                            |4.9.1
     Ever confirmed|0                           |1
      Known to fail|                            |5.1.0

--- Comment #1 from Segher Boessenkool <segher at gcc dot gnu.org> ---
Confirmed.

Instead of disabling the current code that generates .machine, it would
work better to extend that code to handle more CPUs.  ".machine ppc"
works fine for all instructions GCC generates itself, but not for asm
code, as you found out.

As a workaround, you can code the desired SPR number manually.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]