This is the mail archive of the
gcc-bugs@gcc.gnu.org
mailing list for the GCC project.
[Bug middle-end/67295] [ARM][6 Regression] FAIL: gcc.target/arm/builtin-bswap-1.c scan-assembler-times revshne\\t 1
- From: "jakub at gcc dot gnu.org" <gcc-bugzilla at gcc dot gnu dot org>
- To: gcc-bugs at gcc dot gnu dot org
- Date: Thu, 21 Jan 2016 16:36:20 +0000
- Subject: [Bug middle-end/67295] [ARM][6 Regression] FAIL: gcc.target/arm/builtin-bswap-1.c scan-assembler-times revshne\\t 1
- Auto-submitted: auto-generated
- References: <bug-67295-4 at http dot gcc dot gnu dot org/bugzilla/>
https://gcc.gnu.org/bugzilla/show_bug.cgi?id=67295
Jakub Jelinek <jakub at gcc dot gnu.org> changed:
What |Removed |Added
----------------------------------------------------------------------------
CC| |law at gcc dot gnu.org
--- Comment #7 from Jakub Jelinek <jakub at gcc dot gnu.org> ---
At the RTL level, it would be nice if REE optimized away at least the redundant
zero extension, thus change:
cmp r1, #0
rev16ne r0, r0
uxthne r0, r0
.L2:
sxth r0, r0
b foos16
to
cmp r1, #0
rev16ne r0, r0
.L2:
sxth r0, r0
b foos16
but it seems ARM doesn't enable REE at all. Or should some other pass handle
that case?