This is the mail archive of the
gcc-bugs@gcc.gnu.org
mailing list for the GCC project.
[Bug target/40457] use stm and ldm to access consecutive memory words
- From: "carrot at google dot com" <gcc-bugzilla at gcc dot gnu dot org>
- To: gcc-bugs at gcc dot gnu dot org
- Date: 17 Jun 2009 09:30:06 -0000
- Subject: [Bug target/40457] use stm and ldm to access consecutive memory words
- References: <bug-40457-17659@http.gcc.gnu.org/bugzilla/>
- Reply-to: gcc-bugzilla at gcc dot gnu dot org
------- Comment #7 from carrot at google dot com 2009-06-17 09:30 -------
My command line option is -O2 -Os -mthumb
The compiler didn't run into load_multiple_sequence and
store_multiple_sequence. The peephole rules specified it applies to TARGET_ARM
only. Is there any special reason we didn't enable it in thumb mode?
For the ascending register number, do we have any code to rename a set of
registers to make them ascending? In the generated code for the second
function, the register numbers have different order compared with memory
offsets.
ldr r2, [r0, #4]
ldr r3, [r0]
--
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=40457