This is the mail archive of the
gcc-bugs@gcc.gnu.org
mailing list for the GCC project.
[Bug target/39431] [4.3/4.4 Regression] ICE in spill_failure, at reload1.c:2093
- From: "jakub at gcc dot gnu dot org" <gcc-bugzilla at gcc dot gnu dot org>
- To: gcc-bugs at gcc dot gnu dot org
- Date: 11 Mar 2009 23:24:03 -0000
- Subject: [Bug target/39431] [4.3/4.4 Regression] ICE in spill_failure, at reload1.c:2093
- References: <bug-39431-11764@http.gcc.gnu.org/bugzilla/>
- Reply-to: gcc-bugzilla at gcc dot gnu dot org
------- Comment #7 from jakub at gcc dot gnu dot org 2009-03-11 23:24 -------
The problem is that the memory_operand in the insns also needs registers, and
as the insn before RA has (mem:DI (plus:SI (reg:SI reg1) (reg:SI reg2))), it
needs
2 registers, not just one or zero. And that is already one too much. I'd say
we need to handle only a subset of valid memory_operand operands in these 2
patterns, those that need zero or one register.
--
jakub at gcc dot gnu dot org changed:
What |Removed |Added
----------------------------------------------------------------------------
AssignedTo|unassigned at gcc dot gnu |jakub at gcc dot gnu dot org
|dot org |
Status|NEW |ASSIGNED
Last reconfirmed|2009-03-11 17:50:57 |2009-03-11 23:24:02
date| |
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=39431