This is the mail archive of the gcc-bugs@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Bug target/35802] MIPS64: Unable to find a register to spill in class ‘V1_REG’



------- Comment #7 from rsandifo at gcc dot gnu dot org  2008-07-09 20:06 -------
Subject: Bug 35802

Author: rsandifo
Date: Wed Jul  9 20:06:20 2008
New Revision: 137671

URL: http://gcc.gnu.org/viewcvs?root=gcc&view=rev&rev=137671
Log:
gcc/
        PR target/35802
        * config/mips/mips.h (reg_class): Remove V1_REG.
        (REG_CLASS_NAMES, REG_CLASS_CONTENTS): Update accordingly.
        * config/mips/mips.c (mips_regno_to_class): Map $3 to M16_NA_REGS
        instead of V1_REGS.
        (mips_get_tp): New function.
        (mips_legitimize_tls_address): Use it.
        * config/mips/constraints.md (v): Delete.
        * config/mips/mips.md (TLS_GET_TP_REGNUM): New constant.
        (tls_get_tp_<mode>): Allow any GPR destination and clobber $3.
        After reload, split into a move and ...
        (*tls_get_tp_<mode>_split): ...this new instruction.

gcc/testsuite/
        PR target/35802
        * gcc.target/mips/pr35802.c: New test.

Added:
    branches/gcc-4_3-branch/gcc/testsuite/gcc.target/mips/pr35802.c
Modified:
    branches/gcc-4_3-branch/gcc/ChangeLog
    branches/gcc-4_3-branch/gcc/config/mips/constraints.md
    branches/gcc-4_3-branch/gcc/config/mips/mips.c
    branches/gcc-4_3-branch/gcc/config/mips/mips.h
    branches/gcc-4_3-branch/gcc/config/mips/mips.md
    branches/gcc-4_3-branch/gcc/testsuite/ChangeLog


-- 


http://gcc.gnu.org/bugzilla/show_bug.cgi?id=35802


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]