This is the mail archive of the
gcc-bugs@gcc.gnu.org
mailing list for the GCC project.
Re: Inline Assembly Register Allocation Bug? (Was: Possible bug withgcc 2.95.2 on Hitachi h8)
- To: <bernds at cygnus dot co dot uk>
- Subject: Re: Inline Assembly Register Allocation Bug? (Was: Possible bug withgcc 2.95.2 on Hitachi h8)
- From: "Ross Crawford" <rossc at prologic dot com dot au>
- Date: Tue, 18 Jul 2000 10:13:13 +1000
- Cc: <gcc-bugs at gcc dot gnu dot org>
>> asm volatile ("movl\t(%1),%0\n\t"
>> "movl\t(%1),%0"
>> : "=r" (temp) : "r" (p));
>
>This is not a bug. You need to tell gcc that operand 0 is earlyclobbered:
>
> asm volatile ("movl\t(%1),%0\n\t"
> "movl\t(%1),%0"
> : "=&r" (temp) : "r" (p));
>
>Bernd
Does this imply a bug in egcs 1.1.2 (it should have produced the same
erroneous code) ?
ROSCO