This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: combine two load insns


roy rosen <roy.1rosen@gmail.com> writes:

> If I have two load SI insns. Is there any way to combine them into one
> load DI insn?
> Not using peephole which can catch only this limited case of being
> sequential insns.
> I have seen something done in ARM (*arith_adjacentmem) but it is very
> awkward and would not be realistic if the DI is being used by many
> different intrinsics.

As far as I know there is no general pass which does this at present.
So it would currently have to a combine pattern like arith_adjacentmem,
or a peephole, or a machine specific pass.

On many processors the alignment requirements of DImode and SImode loads
are different, so it would be hard to do this as a fully general pass.

Ian


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]