This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
implementing load 8 byte instruction
- From: roy rosen <roy dot 1rosen at gmail dot com>
- To: gcc at gcc dot gnu dot org
- Date: Thu, 18 Mar 2010 17:29:43 +0200
- Subject: implementing load 8 byte instruction
Hi,
I am trying to implement a simple load 8 bytes instruction.
I tried to use movdi so that it would allocate two sequential
registers for the load.
It starts well but in pass subreg1 the insns are decomposed and all DI
operands are replaced with SI.
I understand that this is a desireable optimzation but then the load
is done using two load 4 bytes instructions.
Does anybody has any idea what should I do?
Thanks.