This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: Setting ARM PIC register (Was: RE: GCC 4.5.0 Status Report (2009-05-05))


Hi,

On Wed, 6 May 2009, Richard Earnshaw wrote:

> > Or like alpha:
> > 
> >   insert_insn_on_edge (seq, single_succ_edge (ENTRY_BLOCK_PTR));
> > 
> > That's not for the PIC load, but should work okay as expand from SSA 
> > commits instructions on edges later.  That actually seems even nicer 
> > IMO, if it works...
> 
> There's already emit_insn_at_entry in cfgrtl.c.  Would that work?

Unfortunately not.  That one also wants to immediately commit the just 
inserted instructions, which doesn't work during the transition phase from 
GIMPLE to RTL.  But just queuing them should be fine.


Ciao,
Michael.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]