This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: Reserving a number of consecutive registers


> Does any architecture do such a "machine-specific reorg" pass. I've
> looked around and haven't really seen one.

IA-64 has one, to build bundles; it reuses the scheduler.

> Could you give me an idea of where to look and how exactly that would work?

The reorg pass runs after register allocation.  You could try to identify 
consecutive loads within basic blocks, group them and rename registers or add 
copy insns to be able replace them with multiple loads.  Then you could rerun 
a cprop_hardreg pass to clean up things.

-- 
Eric Botcazou


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]