This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [trunk] Addition to subreg section of rtl.text.

Paolo Bonzini wrote:
SPE has patterns for

[(set (match_operand:SI 0 "rs6000_nonimmediate_operand" "+r,m")
      (subreg:SI (match_operand:SPE64TF 1 "register_operand" "r,r") 4))]

for example.

What are they trying to do? It's dubious for a number of reasons:
- SUBREG in the instruction pattern means that we'll eventually end up with SUBREG of a hard register
- Any insn that matches this pattern would also match movsi
- There shouldn't really be multiple movsi patterns


Bernd
--
This footer brought to you by insane German lawmakers.
Analog Devices GmbH      Wilhelm-Wagenfeld-Str. 6      80807 Muenchen
Sitz der Gesellschaft Muenchen, Registergericht Muenchen HRB 40368
Geschaeftsfuehrer Thomas Wessel, William A. Martin, Margaret Seif

Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]