This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: FAIL: gcc.target/i386/sse2-vec-5.c on gcc-4.2 branch


On 6/21/07, H. J. Lu <hjl@lucon.org> wrote:

> Also, the definition of __builtin_ia32_vec_ext_v16qi in the mainline
> should be enabled only for OPTION_MASK_ISA_SSE4_1, as current
> definition is also enabled for SSE2:
>
>  def_builtin (OPTION_MASK_ISA_SSE2, "__builtin_ia32_vec_ext_v16qi",
> ftype, IX86_BUILTIN_VEC_EXT_V16QI);
>
> I propose that sse2-vec-5.c is removed from the testsuite in gcc-4_2
> branch and mainline.

__builtin_ia32_vec_ext_v16qi, like many other vector extra builtins,
is supported by SSE2, but not with single instruction. I don't think
it should be removed from mainline.

I hardly see the point of having builtin for non-existing insn, but if this is the case, we should add missing definition to gcc-4.2 (it is a three-liner patch).

I will remove sse2-vec-5.c from 4.2 since __builtin_ia32_vec_ext_v16qi
isn't available there.

No, a better solution is to add missing builtin definition to gcc-4.2.


Uros.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]