This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Indexed address problem


Hello,

We are trying to write a new backend for GCC.  The target machine is
16-bit, with 24-bit pointers.  However, the indexed addressing mode has a
24-bit base and a 16-bit index, so we want to generate RTXs such as

(mem:QI (plus:SI (reg:HI <index>)
                 (reg:SI <base>)))

(mem:HI (plus:SI (mult:SI (reg:HI <index>)
                          (const_int 2))
                 (reg:SI <base>)))

etc.

But I've not managed to get this to work reliably.  Can this be done
relatively painlessly?  Also, we are currently working on a gcc 3.4 branch;
are there any changes in gcc 4.x which would make this easier?

Thanks for your help,

Saajan.



_________________________________
This email is from Cambridge Consultants Limited, Science Park, Milton
Road, Cambridge CB4 0DW with registered number 1036298 England. It may
contain confidential information. It is intended for the addressee only and
may not be copied or disclosed to any third party without our permission.
If you are not the intended recipient please contact the sender as soon as
possible and delete the material from any computer. If this email has been
sent as a personal message to the addressee, the sender is not acting in
his/her capacity as an employee or officer of Cambridge Consultants Limited
and no liability is accepted for the content of any such email. Outgoing
email may be monitored for the purpose of ensuring compliance with our
email policy and relevant laws.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]