This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: Store scheduling with DFA scheduler


>>>>> Nathan Sidwell writes:

>> (define_insn_reservation "arith" 1 (eq_attr "type" "arith") "x")
>> (define_insn_reservation "loads" 2 (eq_attr "type" "load") "x,m")
>> (define_insn_reservation "stores" 3 (eq_attr "type" "store") "x,m*2")

Nathan> Stores don't really have a 'result', why have you set the cycle
Nathan> count to 3?  Shouldn't it be '1'? (then you won't need store bypasses
Nathan> for autoincrements)

	Stores do have results: memory.  If one does not have a store
bypass in the processor, one needs to model the delay for the result to
appear in the cache and be available for a subsequent load.

David


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]