This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
Side-effect latency in DFA scheduler
- From: "Jon Beniston" <jon at beniston dot com>
- To: <gcc at gcc dot gnu dot org>
- Date: Mon, 25 Apr 2005 20:37:13 +0100
- Subject: Side-effect latency in DFA scheduler
Hi,
How is the latency of instructions that have side effects modeled in the DFA
scheduler. For example, define_insn_reservation only has one latency value,
yet instructions such as loads with post increment addressing have two
outputs, possibly with different latencies. Do both outputs get the same
latency?
Is there an option similar to -dp that outputs what latency the compiler has
used for each instruction?
Cheers,
Jon