This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: Letter to DDJ


Laurent GUERBY <laurent@guerby.net> writes:

> I believe you need to add a special instruction
> to prevent the hardware to reorder the execution of rdtsc

The P4 wont, but AMD CPUs will (especially K8).

> leading to wrong measurement, I don't remember what it was
> and the GCC asm for it though, may be someone else can help...

Before the RDTSC:

int tmp;
asm volatile("cpuid" : "=a" (tmp) : "0" (1) : "ebx","ecx","edx","memory")

-Andi


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]