This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: rs6000.md/altivec.md problem in setting of vector registers

From: Richard Henderson <rth at redhat dot com>
To: David Edelsohn <dje at watson dot ibm dot com>
Cc: Dorit Naishlos <DORIT at il dot ibm dot com>, Dale Johannesen <dalej at apple dot com>, gcc at gcc dot gnu dot org
Date: Thu, 11 Mar 2004 15:31:01 -0800
Subject: Re: rs6000.md/altivec.md problem in setting of vector registers
References: <OF45AA3A9B.10F22048-ONC2256E4D.005E56AD-C2256E4E.0000D3E5@il.ibm.com> <200403112238.i2BMcOT29246@makai.watson.ibm.com>

On Thu, Mar 11, 2004 at 05:38:24PM -0500, David Edelsohn wrote:
> GCC commits to an poor instruction selection choice and it's downhill from
> there.  It probably would be better to fix vector initialization, or at
> least improve the current hack, instead of trying to change register
> allocator behavior.

See the vec_set<mode> and vec_extract<mode> patterns that Jan added.


r~

Follow-Ups:
- Re: rs6000.md/altivec.md problem in setting of vector registers
  - From: David Edelsohn

References:
- Re: rs6000.md/altivec.md problem in setting of vector registers
  - From: Dorit Naishlos
- Re: rs6000.md/altivec.md problem in setting of vector registers
  - From: David Edelsohn

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]