This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

DFA Instruction Output for VLIW


Hi all,

I am using the DFA to schedule code for a VLIW. The assembly language
for the target has VLIW packets of the form:

insn1 | insn2 | insn3

At the moment, I can only get the scheduler to emit VLIW'd instructions
on successive lines. What is the easiest way to get the DFA scheduler to
generate instructions in a single line format, or alternatively,
generate a continuation on the end of each VLIW'ed line, but stopping
once it has reached the end of the VLIW packet:

insn1 \      
insn2 \
insn3

Furthermore, some common instructions such as add's or copy's have to
mark the EU to which they should be issued:

ADD.0 something | ADD.1 somethingElse

I think that I can solve this by using TARGET_SCHED_REORDER to set an
attribute for the instruction, marking the EU to which it should be
issued. Does this seem feasible?

Thanks, 

Dan.

=============================================================================
Daniel Towner
picoChip Designs Ltd., Riverside Buildings, 108, Walcot Street, BATH,
BA1 5BG
dant@picochip.com
07786 702589


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]