This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: Best options for 64-bit FP on athlon?

From: Richard Henderson <rth at redhat dot com>
To: Tim Prince <tprince at computer dot org>
Cc: Brad Lucier <lucier at math dot purdue dot edu>, gcc at gcc dot gnu dot org
Date: Fri, 11 Jan 2002 02:11:14 -0800
Subject: Re: Best options for 64-bit FP on athlon?
References: <200201102338.g0ANcgT19554@banach.math.purdue.edu> <3C3E692A.10502@computer.org>

On Thu, Jan 10, 2002 at 08:25:14PM -0800, Tim Prince wrote:
> The option -msse doesn't generally work for P-III, but it may work for 
> Athlon.  It uses both mmx and sse (32-bit floating point) without taking 
> into account that they use the same register territory on a P-III.

No they don't.  SSE and MMX are always separate.


r~

References:
- Best options for 64-bit FP on athlon?
  - From: Brad Lucier
- Re: Best options for 64-bit FP on athlon?
  - From: Tim Prince

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]