This is the mail archive of the gcc@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: ambiguous insn in altivec


>>>>> Aldy Hernandez writes:

Aldy> is there a reason for the second insn?  you added this.

Aldy> (define_insn "altivec_vspltisw"
Aldy> [(set (match_operand:V4SI 0 "register_operand" "=v")
Aldy> (unspec:V4SI [(match_operand:QI 1 "immediate_operand" "i")] 141))]
Aldy> "TARGET_ALTIVEC"
Aldy> "vspltisw %0, %1"
Aldy> [(set_attr "type" "vecsimple")])

Aldy> (define_insn ""
Aldy> [(set (match_operand:V4SF 0 "register_operand" "=v")
Aldy> (unspec:V4SF [(match_operand:QI 1 "immediate_operand" "i")] 142))]
Aldy> "TARGET_ALTIVEC"
Aldy> "vspltisw %0, %1"
Aldy> [(set_attr "type" "vecsimple")])

	One is SImode and one is SFmode.

David


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]