This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
Re: FWD: FLOATING-POINT CONSISTENCY, -FFLOAT-STORE, AND X86
- To: egcs at tantalophile dot demon dot co dot uk (Jamie Lokier)
- Subject: Re: FWD: FLOATING-POINT CONSISTENCY, -FFLOAT-STORE, AND X86
- From: Joern Rennecke <amylaar at cygnus dot co dot uk>
- Date: Thu, 17 Dec 1998 07:10:51 +0000 (GMT)
- Cc: ejr at CS dot Berkeley dot EDU, jbuck at synopsys dot com, hjstein at bfr dot co dot il, egcs at cygnus dot com
> I like this 80-bit spills idea.
>
> But given that you can just put the FPU into 64-bit precision mode
> anyway to get predictable arithmetic, I would like to see the option to
> use just 64-bit spills for those programs that do run the FPU in 64-bit
> precision mode.
The larger exponent range of 64 bit precision mode means that you still get
inconsistent behaviour for values that are close to zero.