This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
Re: =?utf-8?B?5Zue5aSNOiBPbmUgcXVlc3Rpb24=?=
- To: zhumin at public1 dot ptt dot js dot cn (zhumin)
- Subject: Re: =?utf-8?B?5Zue5aSNOiBPbmUgcXVlc3Rpb24=?=
- From: Carlo Wood <carlo at runaway dot xs4all dot nl>
- Date: Fri, 14 Aug 1998 01:52:59 +0200 (CEST)
- Cc: egcs at cygnus dot com (egcs at cygnus dot com)
| I am confused about some terms like "endian-ness", "RISC-based machines"
| and "vice-vesa", could you give me a concise explain. so many thanks.
|
| Zhu Min
Endian-ness is the order in which the bytes are stored:
Little endian == 1234
Big endian == 4321
Thus, low byte first, or most significant byte first.
"RISC-based machines", as opposed to "Intel machines"
are just a "classical" example of two little endian,
and big endian machines respectively (risc is a cpu
type).
"and vice-versa" means 'and the other way around'.
--
Carlo Wood <carlo@runaway.xs4all.nl>