This is the mail archive of the
gcc@gcc.gnu.org
mailing list for the GCC project.
Re: egcs optimization for K6 processor
- To: Mike Coleman <mkc at sky dot net>
- Subject: Re: egcs optimization for K6 processor
- From: squire at frodo dot colorado dot edu (Joel N. Squire)
- Date: 23 Nov 1997 22:04:07 -0700
- Cc: egcs at cygnus dot com
- References: <m0xZlG8-000WWzC@microdog>
Mike Coleman <mkc@sky.net> writes:
> > Is someone working on optimalisations for the K6 ?
>
> The document you pointed at certainly looks like it would help for K6-specific
> optimizations. I may try my hand at this if it looks like it hasn't already
> been done. (I don't know the egcs code--so don't hold your breath for the
> results.)
>
> I'd be interested in hearing about it if anyone else is working on this...
>
> --Mike
The PCG group has code to optimize for the K6 in their patches. I
played with these and a couple of other modifications as suggested in
AMD's whitepaper, but the over all speed effects aren't usually very
large (+/- 5%). Disabling the 0-cycle FXCH code provided a noticable
improvement in some FP codes, however.
--
Joel Squire <squire@colorado.edu> CCAR Systems Administrator
Ph (303) 492-1308 FAX (303) 492-2825 University of Colorado, Boulder