This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
[PATCH][ARM][GCC][0/x]: Support for MVE ACLE intrinsics.
- From: Srinath Parvathaneni <Srinath dot Parvathaneni at arm dot com>
- To: "gcc-patches at gcc dot gnu dot org" <gcc-patches at gcc dot gnu dot org>
- Cc: Richard Earnshaw <Richard dot Earnshaw at arm dot com>, Kyrylo Tkachov <Kyrylo dot Tkachov at arm dot com>
- Date: Thu, 14 Nov 2019 19:27:34 +0000
- Subject: [PATCH][ARM][GCC][0/x]: Support for MVE ACLE intrinsics.
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=hvp1cEacTnnhnahUE3Q5L5TFXLOHhT5kmZxs3zFepJ4=; b=fpr+1A56U4XKjtOStz3SxiaWRb9VrOGvcjJVXxKe9t33dCW/o+HdEL0f5ShL+cDfQynIgkulhkvWzZOOQi8xXZqKMRGIYiSDninfvbvBMe1CBTDMZALE+v58RbxTJYh87a9FuBEBmF4EzfqO0HqSC+5KoEHue+/Dx47hYZiy6g6KKKXaSfA0E/seSv9lnWrzcXvQFxJDvPXl3r+u/q9HiyYiZc2gHqgD1cxVw0notQ+IHK+VFN+9ipNfyewW5m6EzaFhevlKkNV7u5mDwMoTUCSkH+x4v/o+DZVFi2Z849WF9BwaaOu8IMPIg3Yuszvq9eDUAE3BXJ/qPNtFVcTgBQ==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=QFzd9No8W57RUBy1ZuKKhXSNM7gkMHjpsseKQ37Dz2o1cJgK+ULPA8Gw2acgLXyGFfsI+f3TqTlt5d0G/1JzCBtCuLXoghNrxadG7tOT9xJMZeCCfQST0aaih48gd/7yGJYhp/iXSoIOgeN0y9pQxG+Kjee8CPW0xBidShZ4fKq05MrS7Isd00i8dUElcTsC9wufOcz6cCJBn8Y0LT9bgFSj/862i0KwLKpgd7E4da57SsFT37xY2Fmak8c6T0lP1qQD8q3THHcMJVGMHiMG9PoIadfXYTKYrxQGfRHH1mFPsb1u/2x2epOVVEAaugOOBF/1jm9Cgm6KntWyaiztBA==
- Original-authentication-results: spf=none (sender IP is ) smtp.mailfrom=Srinath dot Parvathaneni at arm dot com;
Hello,
This patches series is to support Arm MVE ACLE intrinsics.
Please refer to Arm reference manual [1] and MVE intrinsics [2] for more details.
Please refer to Chapter 13 MVE ACLE [3] for MVE intrinsics concepts.
This patch series depends on upstream patches "Armv8.1-M Mainline Security Extension" [4],
"CLI and multilib support for Armv8.1-M Mainline MVE extensions" [5] and "support for Armv8.1-M
Mainline scalar shifts" [6].
[1] https://static.docs.arm.com/ddi0553/bh/DDI0553B_h_armv8m_arm.pdf?_ga=2.102521798.659307368.1572453718-1501600630.1548848914
[2] https://developer.arm.com/architectures/instruction-sets/simd-isas/helium/mve-intrinsics
[3] https://static.docs.arm.com/101028/0009/Q3-ACLE_2019Q3_release-0009.pdf?_ga=2.239684871.588348166.1573726994-1501600630.1548848914
[4] https://gcc.gnu.org/ml/gcc-patches/2019-10/msg01654.html
[5] https://gcc.gnu.org/ml/gcc-patches/2019-11/msg00641.html
[6] https://gcc.gnu.org/ml/gcc-patches/2019-11/msg01194.html
Srinath Parvathaneni(38):
[PATCH][ARM][GCC][1/x]: MVE ACLE intrinsics framework patch.
[PATCH][ARM][GCC][2/x]: MVE ACLE intrinsics framework patch.
[PATCH][ARM][GCC][3/x]: MVE ACLE intrinsics framework patch.
[PATCH][ARM][GCC][4/x]: MVE ACLE vector interleaving store intrinsics.
[PATCH][ARM][GCC][1/1x]: Patch to support MVE ACLE intrinsics with unary operand.
[PATCH][ARM][GCC][2/1x]: MVE intrinsics with unary operand.
[PATCH][ARM][GCC][3/1x]: MVE intrinsics with unary operand.
[PATCH][ARM][GCC][4/1x]: MVE intrinsics with unary operand.
[PATCH][ARM][GCC][1/2x]: MVE intrinsics with binary operands.
[PATCH][ARM][GCC][2/2x]: MVE intrinsics with binary operands.
[PATCH][ARM][GCC][3/2x]: MVE intrinsics with binary operands.
[PATCH][ARM][GCC][4/2x]: MVE intrinsics with binary operands.
[PATCH][ARM][GCC][5/2x]: MVE intrinsics with binary operands.
[PATCH][ARM][GCC][1/3x]: MVE intrinsics with ternary operands.
[PATCH][ARM][GCC][2/3x]: MVE intrinsics with ternary operands.
[PATCH][ARM][GCC][3/3x]: MVE intrinsics with ternary operands.
[PATCH][ARM][GCC][1/4x]: MVE intrinsics with quaternary operands.
[PATCH][ARM][GCC][2/4x]: MVE intrinsics with quaternary operands.
[PATCH][ARM][GCC][3/4x]: MVE intrinsics with quaternary operands.
[PATCH][ARM][GCC][4/4x]: MVE intrinsics with quaternary operands.
[PATCH][ARM][GCC][1/5x]: MVE store intrinsics.
[PATCH][ARM][GCC][2/5x]: MVE load intrinsics.
[PATCH][ARM][GCC][3/5x]: MVE store intrinsics with predicated suffix.
[PATCH][ARM][GCC][4/5x]: MVE load intrinsics with zero(_z) suffix.
[PATCH][ARM][GCC][5/5x]: MVE ACLE load intrinsics which load a byte, halfword, or word from memory.
[PATCH][ARM][GCC][6/5x]: Remaining MVE load intrinsics which loads half word and word or double word from memory.
[PATCH][ARM][GCC][7/5x]: MVE store intrinsics which stores byte,half word or word to memory.
[PATCH][ARM][GCC][8/5x]: Remaining MVE store intrinsics which stores an half word, word and double word to memory.
[PATCH][ARM][GCC][6x]:MVE ACLE vaddq intrinsics using arithmetic plus operator.
[PATCH][ARM][GCC][7x]: MVE vreinterpretq and vuninitializedq intrinsics.
[PATCH][ARM][GCC][1/8x]: MVE ACLE vidup, vddup, viwdup and vdwdup intrinsics with writeback.
[PATCH][ARM][GCC][2/8x]: MVE ACLE gather load and scatter store intrinsics with writeback.
[PATCH][ARM][GCC][9x]: MVE ACLE predicated intrinsics with (dont-care) variant.
[PATCH][ARM][GCC][10x]: MVE ACLE intrinsics "add with carry across beats" and "beat-wise substract".
[PATCH][ARM][GCC][11x]: MVE ACLE vector interleaving store and deinterleaving load intrinsics and also aliases to vstr and vldr intrinsics.
[PATCH][ARM][GCC][12x]: MVE ACLE intrinsics to set and get vector lane.
[PATCH][ARM][GCC][13x]: MVE ACLE scalar shift intrinsics.
[PATCH][ARM][GCC][14x]: MVE ACLE whole vector left shift with carry intrinsics.
Regards,
Srinath.