This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH 3/5] x86: Add -mindirect-branch-register


-  (ior (and (not (match_test "TARGET_X32"))
+  (ior (and (not (match_test "TARGET_X32
+      || ix86_indirect_branch_thunk_register"))
     (match_operand 0 "sibcall_memory_operand"))
-       (and (match_test "TARGET_X32 && Pmode == DImode")
+       (and (match_test "TARGET_X32 && Pmode == DImode
+ && !ix86_indirect_branch_thunk_register")
     (match_operand 0 "GOT_memory_operand"))))

Is this patch just trying to disable the predicate when
ix86_indirect_branch_thunk_register is set? Because this is what this
convoluted logic does.

While there is some sense for "TARGET_X32 && Pmode == DImode", we try
to use RTX codes as much as possible in constraints.md and
predicates.md.

Uros.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]