This is the mail archive of the
gcc-patches@gcc.gnu.org
mailing list for the GCC project.
Re: [PATCH][AArch64] Fix type for 1-element load
- From: James Greenhalgh <james dot greenhalgh at arm dot com>
- To: "Hurugalawadi, Naveen" <Naveen dot Hurugalawadi at cavium dot com>
- Cc: "gcc-patches at gcc dot gnu dot org" <gcc-patches at gcc dot gnu dot org>, "Pinski, Andrew" <Andrew dot Pinski at cavium dot com>, Marcus Shawcroft <marcus dot shawcroft at arm dot com>, Richard Earnshaw <Richard dot Earnshaw at arm dot com>, <nd at arm dot com>
- Date: Wed, 8 Mar 2017 17:37:05 +0000
- Subject: Re: [PATCH][AArch64] Fix type for 1-element load
- Authentication-results: sourceware.org; auth=none
- Authentication-results: spf=pass (sender IP is 217.140.96.140) smtp.mailfrom=arm.com; cavium.com; dkim=none (message not signed) header.d=none;cavium.com; dmarc=bestguesspass action=none header.from=arm.com;
- Nodisclaimer: True
- References: <CO2PR07MB269471961F4D4E1D1ADB98AC832C0@CO2PR07MB2694.namprd07.prod.outlook.com>
- Spamdiagnosticmetadata: NSPM
- Spamdiagnosticoutput: 1:99
On Mon, Mar 06, 2017 at 05:09:51AM +0000, Hurugalawadi, Naveen wrote:
> Hi,
>
> Please find attached the patch that fixes type for 1-element load in AArch64.
>
> Bootstrapped and Regression tested on aarch64-thunder-linux.
> Please review the patch and let us know if its okay for Stage-1?
>
> Thanks,
> Naveen
>
> 2017-03-06 Julian Brown <julian@codesourcery.com>
> Naveen H.S <Naveen.Hurugalawadi@cavium.com>
>
> * config/aarch64/aarch64-simd.md (aarch64_simd_vec_set<mode>): Fix
> type for 1-element load.
OK.
Thanks,
James
> diff --git a/gcc/config/aarch64/aarch64-simd.md b/gcc/config/aarch64/aarch64-simd.md
> index 878f86a..0443a86 100644
> --- a/gcc/config/aarch64/aarch64-simd.md
> +++ b/gcc/config/aarch64/aarch64-simd.md
> @@ -561,7 +561,7 @@
> gcc_unreachable ();
> }
> }
> - [(set_attr "type" "neon_from_gp<q>, neon_ins<q>, neon_load1_1reg<q>")]
> + [(set_attr "type" "neon_from_gp<q>, neon_ins<q>, neon_load1_one_lane<q>")]
> )
>
> (define_insn "*aarch64_simd_vec_copy_lane<mode>"