This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[PATCH, i386]: Fix PR66174: ICE: in extract_insn with -ftree-vectorize -mavx512f


Attached patch fixes PR 66174.  We have to push an immediate mask
operand in expand_vec_perm_blend to a mask register for AVX512F modes.

The patch also enables AVX512BW modes in the above function.

2015-05-17  Uros Bizjak  <ubizjak@gmail.com>

    PR target/66174
    * config/i386/i386.c (expand_vec_perm_blend): Enable HImode and
    QImode inner modes for TARGET_AVX512BW.  Force mask operand
    to a register for AVX512F modes.

testsuite/ChangeLog:

2015-05-17  Uros Bizjak  <ubizjak@gmail.com>

    PR target/66174
    * gcc.target/i386/pr66174.c: New test.

Tested on x86_64-linux-gnu{,-m32} non-AVX512F target and committed to
mainline SVN.

I plan to backport the patch to a release branches in a couple of
days, so a runtime test would be much appreciated.

Uros.

Attachment: p.diff.txt
Description: Text document


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]