This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [PATCH][ARM/AArch64] Improve modeled latency between FP operations and FP->GP register moves


On Tue, Nov 11, 2014 at 11:59 AM, Kyrill Tkachov <kyrylo.tkachov@arm.com> wrote:
> Hi all,
>
> This patch models the latency of moves between FP and GP registers on the
> A15 and A57 a bit more accurately by splitting the reservations for FP->GP
> and GP->FP moves and adding an appropriate bypass.
>
> Bootstrapped and tested on arm-none-linux-gnueabihf and
> aarch64-none-linux-gnu.
>
> Ok for trunk?

Ok - thanks.

Ramana
>
> Thanks,
> Kyrill
>
> 2014-11-11  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>
>
>     * config/arm/cortex-a15-neon.md (cortex_a15_vfp_to_from_gp):
>     Split into...
>     (cortex_a15_gp_to_vfp): ...This.
>     (cortex_a15_fp_to_gp): ...And this.
>     Define and comment bypass from vfp operations to fp->gp moves.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]