This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: [RFC: Patch, PR 60102] [4.9/4.10 Regression] powerpc fp-bit ices at dwf_regno


Jackub,

Thanks for point this up.
I apologize for the sloppiness.

I fixed and committed the ChangeLogs on the branch, revision 213639
Also fixed the libgcc ChangeLog on trunk. Revision 213640

Edmar


On 08/05/2014 03:11 AM, Jakub Jelinek wrote:
On Mon, Aug 04, 2014 at 11:51:34AM -0500, Edmar wrote:
Committed on trunk, revision 213596
Committed on 4.9 branch, revision 213597
Note the ChangeLog entry was grossly misformated.
I've fixed it up in gcc/ChangeLog on the trunk, but not on the branch
nor in libgcc.  There should be no space before :, all lines
in ChangeLog entry should be just tab indented rather than tab + 2 spaces,
and filenames, unless they are too long, shouldn't be alone on the lines.
And testsuite entries shouldn't go into gcc/ChangeLog.

On 08/04/2014 05:25 AM, Ulrich Weigand wrote:
David Edelsohn wrote:
On Fri, Aug 1, 2014 at 2:03 PM, rohitarulraj@freescale.com
<rohitarulraj@freescale.com>   wrote:
[libgcc]
2014-07-31  Rohit<rohitarulraj@freescale.com>
         * config/rs6000/linux-unwind.h (ppc_fallback_frame_state): Update
           based on change in SPE high register numbers and 3 HTM registers.

[gcc]
2014-07-31  Rohit<rohitarulraj@freescale.com>
         * config/rs6000/rs6000.c
           (rs6000_reg_names) : Add SPE high register names.
           (alt_reg_names) : Likewise.
           (rs6000_dwarf_register_span) : For SPE high registers, replace
           dwarf register numbers with GCC hard register numbers.
           (rs6000_init_dwarf_reg_sizes_extra) : Likewise.
           (rs6000_dbx_register_number): For SPE high registers, return dwarf
           register number for the corresponding GCC hard register number.

         * config/rs6000/rs6000.h
           (FIRST_PSEUDO_REGISTER) : Update based on 32 newly added GCC hard
           register numbers for SPE high registers.
           (DWARF_FRAME_REGISTERS) :  Likewise.
           (DWARF_REG_TO_UNWIND_COLUMN) : Likewise.
           (DWARF_FRAME_REGNUM) : Likewise.
           (FIXED_REGISTERS) : Likewise.
           (CALL_USED_REGISTERS) : Likewise.
           (CALL_REALLY_USED_REGISTERS) : Likewise.
           (REG_ALLOC_ORDER) : Likewise.
           (enum reg_class) : Likewise.
           (REG_CLASS_NAMES) : Likewise.
           (REG_CLASS_CONTENTS) : Likewise.
           (SPE_HIGH_REGNO_P) : New macro to identify SPE high registers.

         * gcc.target/powerpc/pr60102.c: New testcase.
The patch is okay with me if Uli is satisfied.
Yes, this is fine with me.
	Jakub
.



Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]