This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

[Patch, GCC/Thumb1] Improve 64bit constant load for Thumb1

From: "Terry Guo" <terry dot guo at arm dot com>
To: <gcc-patches at gcc dot gnu dot org>
Cc: "Richard Earnshaw" <Richard dot Earnshaw at arm dot com>, "Ramana Radhakrishnan" <ramana dot radhakrishnan at arm dot com>
Date: Fri, 11 Apr 2014 15:36:04 +0800
Subject: [Patch, GCC/Thumb1] Improve 64bit constant load for Thumb1
Authentication-results: sourceware.org; auth=none

Hi there,

Current gcc prefers to using two LDR instructions to load 64bit constants.
This could miss some chances that 64bit load can be done in fewer
instructions or fewer cycles. For example, below code to load 0x100000001

mov	r0, #1
mov	r1, #1

is better than current solution:

        ldr     r1, .L2+4
        ldr     r0, .L2
.L2:
        .word   1
        .word   1

The attached patch intends to split 64bit load to take advantage of such
chances. Tested with gcc regression test on cortex-m0. No new regressions.

Is it ok to stage 1?

BR,
Terry

gcc/
2014-04-11  Terry Guo  <terry.guo@arm.com>

        * config/arm/arm.md (split 64-bit constant for Thumb1): New split
pattern.

gcc/testsuite/
2014-04-11  Terry Guo  <terry.guo@arm.com>

        * gcc.target/arm/thumb1-load-64bit-constant-1.c: New test.
        * gcc.target/arm/thumb1-load-64bit-constant-2.c: Ditto.
        * gcc.target/arm/thumb1-load-64bit-constant-3.c: Ditto.

Attachment: thumb1-load-64bit-const-v6.txt
Description: Text document

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]