This is the mail archive of the
mailing list for the GCC project.
Re: [SPARC] Fix PR target/56890
- From: David Miller <davem at davemloft dot net>
- To: ebotcazou at adacore dot com
- Cc: gcc-patches at gcc dot gnu dot org, jakub at redhat dot com
- Date: Sun, 14 Apr 2013 15:19:55 -0400 (EDT)
- Subject: Re: [SPARC] Fix PR target/56890
- References: <3344061 dot A5Rjyamnnq at polaris>
From: Eric Botcazou <firstname.lastname@example.org>
Date: Sun, 14 Apr 2013 10:39:59 +0200
> To my great surprise, this PR shows that the SPARC back-end allows QImode and
> HImode values to live in FP registers, but can neither load nor move them.
> This can result in an unrecognizable move insn between FP registers or an
> illegal fdtox instruction in 64-bit mode as shown by the submitted testcases.
> The attached patch changes that and yields no regressions both in 32-bit and
> 64-bit modes. Any objections to applying it to all active branches?
We can actually support this by adding patterns for the partial store
instructions, which can store 8-bit and 16-bit quantities from FP