This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

RE: [PATCH] MIPS: MIPS32r2 FP MADD instruction set support


From: Maciej W. Rozycki [macro@codesourcery.com]

>  Steve, would you therefore please do us a favour and check what the AVP
> for MIPS32r2 requires for support of the floating-point MADD instruction
> subset, or preferably, the whole COP1X instruction set?  Are these
> instructions only mandatory for a 64-bit FPU (CP1.FIR.F64 == 1), or do
> they have to be included in all FPU implementations

Maciej,

I checked with one of the AVP engineers and he said:

"madd/msub/nmadd/nmsub.fmt instructions are required for all release 2 implementations,
whether or not that implementation has a 64 bit fpu. They are also required for mips64
release 1 implementations.  The AVPs check for this."

Steve Ellcey


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]