This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[AArch64] __atomic_thread_fence and release memory model


Hi,

a call to the builtin __atomic_thread_fence with the memory model
__ATOMIC_RELEASE generates a data memory barrier with the option ish
whereas I think that the one which has the "release" semantic is ishst
(store before store). The attached patch implements my proposal.

Thanks,
Yvan

--
gcc/

2013-02-14  Yvan Roux  <yvan.roux@linaro.org>

        * config/aarch64/atomics.md (dmb): Emit release mode barrier.

Attachment: 0001-AArch64-fix-data-memory-barrier-release-mode.patch
Description: Binary data


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]