This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: [libitm] Add SPARC bits

From: Eric Botcazou <ebotcazou at adacore dot com>
To: David Miller <davem at davemloft dot net>
Cc: gcc-patches at gcc dot gnu dot org
Date: Mon, 27 Feb 2012 21:54:50 +0100
Subject: Re: [libitm] Add SPARC bits
References: <201202271042.17624.ebotcazou@adacore.com> <201202272141.23682.ebotcazou@adacore.com> <20120227.154554.387569117594475392.davem@davemloft.net>

> I'm not sure, because I'm pretty sure this type of membar acts as a
> NOP on basically every sparc v9 chip ever made.

OK, I was inferring from the libgomp implementation that the #LoadLoad variant
might also have yielding properties.

> I would prefer to see the rd %%ccr used in both places if possible,
> as we know that forces a cpu thread yield.

Fine with me.  I'll do some testing and then change libgomp, thanks.

-- 
Eric Botcazou

References:
- Re: [libitm] Add SPARC bits
  - From: Eric Botcazou
- Re: [libitm] Add SPARC bits
  - From: Eric Botcazou
- Re: [libitm] Add SPARC bits
  - From: David Miller

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]