This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

Re: IRA improvements 0/4


Mark Mitchell wrote:
Vladimir Makarov wrote:

The branch was tested on x86/x86_64/ppc64/arm and benchmarked on
SPEC2000 and SPEC2006 on x86_64. For x86_64 SPEC20006 (Core i7) the
branch creates smaller size code (about 0.2%), needs less 1 sec for
compilation, and generates the same INT score and 1% better FP score.

Those are great results!


Would you please also post scores from at least one embedded RISC
architecture, e.g., ARM, MIPS, Power?  Even x86_64 is a bit of a
different beast from these, and before we merge this in, I think we
should know what this does elsewhere.


For ppc64 (G5 machine) I've got more 1% improvement on SPECFP2000 and 0.3% degradation on SPECINT2000.

I checked SPECInt2000 on ARM (Sheeva plug) about 3 weeks ago and as I remember SPECInt2000 score was not worse or even better on the branch. Unfortunately, this machine is not available right now (gcc56.fsffrance.org). Otherwise, I could give more detail data.



Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]