This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[Patch : H8300] Fix regressions for bit related instructions


Hi,

The following patch generates bit instructions for logical operations
on the H8 target. It also generates instructions in #xx:3 and #xx:4 
immediate addressing modes for H8SX target.

The patch fixes 272 regressions on the H8SX target and overall it
fixes 525 regressions.
The original patch was earlier posted in the following Bugzilla link,
http://gcc.gnu.org/bugzilla/show_bug.cgi?id=38091

A few issues that came up have been addressed in this version of the
patch.

The patch "h8300_bit_insn.patch" is attached.

Regards,
Kaushik Phatak
www.kpitgnutools.com 

Changelog:

2010-01-21  Kaushik Phatak <kaushik.phatak@kpitcummins.com>

	* config/h8300/h8300.c (print_operand) : Modify case 'V' and
	case 'W' print operands for HI mode.
	* config/h8300/h8300.h (OK_FOR_U): Support 'U' constraint for H8300SX.	(Y0, Y2) : New constraints.
	* config/h8300/h8300.md (movqi_h8sx, movhi_h8sx, movsi_h8sx, 
	cmphi_h8300hs_znvc, cmpsi, addhi3_h8sx) : Emit instructions in #xx:3 
	and #xx:4 mode.
	(bclrqi_msx, bclrhi_msx, bsetqi_msx, bsethi_msx, bnotqi_msx,
	bnothi_msx) : New insn.
	(andqi3_2, andqi3_1, iorqi3_1, xorqi3_1) : Modify constraints to
	generate effective logical insn.
	(xorqi3) : Add support for H8300SX.
	(insv, extzv) : Modify predicate.
	* config/h8300/predicate.md (bit_register_indirect_operand, 
	bit_reg_operand) : New Predicates.	

Attachment: h8300_bit_insn.patch
Description: h8300_bit_insn.patch


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]