This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

Re: [Patch] MIPS: Emit optimized sync instructions for Octeon CPUs.

From: Paolo Bonzini <bonzini at gnu dot org>
To: David Daney <ddaney at caviumnetworks dot com>
Cc: GCC Patches <gcc-patches at gcc dot gnu dot org>, rdsandiford at googlemail dot com
Date: Mon, 17 Aug 2009 20:22:13 +0200
Subject: Re: [Patch] MIPS: Emit optimized sync instructions for Octeon CPUs.
References: <4A8454BF.2050701@caviumnetworks.com> <87ws55a64w.fsf@firetop.home> <4A898A83.2040405@caviumnetworks.com>

On 08/17/2009 06:51 PM, David Daney wrote:


What do you think about adding an additional optional parameter to
__sync_synchronize that would weaken it to just a write barrier?

I'd rather have __sync_rmb and __sync_wmb (or maybe __sync_acquire_synchronize and __sync_release_synchronize?).

Paolo

Follow-Ups:
- Re: [Patch] MIPS: Emit optimized sync instructions for Octeon CPUs.
  - From: Richard Henderson

References:
- [Patch] MIPS: Emit optimized sync instructions for Octeon CPUs.
  - From: David Daney
- Re: [Patch] MIPS: Emit optimized sync instructions for Octeon CPUs.
  - From: Richard Sandiford
- Re: [Patch] MIPS: Emit optimized sync instructions for Octeon CPUs.
  - From: David Daney

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]