This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]
Other format:	[Raw text]

RE: [PATCH]: R10000 Needs LL/SC Workaround in Gcc

From: <Paul_Koning at Dell dot com>
To: <macro at linux-mips dot org>, <kumba at gentoo dot org>
Cc: <gcc-patches at gcc dot gnu dot org>, <linux-mips at linux-mips dot org>, <rdsandiford at googlemail dot com>
Date: Mon, 3 Nov 2008 10:51:49 -0600
Subject: RE: [PATCH]: R10000 Needs LL/SC Workaround in Gcc
References: <490A90F4.6040601@gentoo.org> <490C05A9.9070707@gentoo.org> <87abcjibsl.fsf@firetop.home> <490CA4C8.40904@gentoo.org> <87tzargrn4.fsf@firetop.home> <490CEDB9.6030600@gentoo.org> <alpine.LFD.1.10.0811021036330.20461@ftp.linux-mips.org>

>From: Maciej W. Rozycki [mailto:macro@linux-mips.org] 
>
> I believe (but have not checked) that all CPUs/ISAs that are within the 
>MIPS II - MIPS IV range enable -mbranch-likely by default, 

Not quite.  sb1 has no-branch-likely.  It actually does implement the instruction but the documentation clearly states that it should be avoided.

	paul

Follow-Ups:
- RE: [PATCH]: R10000 Needs LL/SC Workaround in Gcc
  - From: Maciej W. Rozycki
- Re: [PATCH]: R10000 Needs LL/SC Workaround in Gcc
  - From: Ralf Baechle

References:
- Re: [PATCH]: R10000 Needs LL/SC Workaround in Gcc
  - From: Kumba
- Re: [PATCH]: R10000 Needs LL/SC Workaround in Gcc
  - From: Richard Sandiford
- Re: [PATCH]: R10000 Needs LL/SC Workaround in Gcc
  - From: Kumba
- Re: [PATCH]: R10000 Needs LL/SC Workaround in Gcc
  - From: Richard Sandiford
- Re: [PATCH]: R10000 Needs LL/SC Workaround in Gcc
  - From: Kumba
- Re: [PATCH]: R10000 Needs LL/SC Workaround in Gcc
  - From: Maciej W. Rozycki

Index Nav:	[Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav:	[Date Prev] [Date Next]	[Thread Prev] [Thread Next]