This is the mail archive of the gcc-patches@gcc.gnu.org mailing list for the GCC project.


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]
Other format: [Raw text]

[PATCH, rtl]: Change VEC_* expressions to RTX_EXTRA class.


> Uros Bizjak <ubizjak at gmail dot  com> wrote:
>There are a couple of new failure exposed by new i386 SSE  tests [1], that 
appear on k8 target.
> ...  
> BTW: Thanks to rob1weld for providing test results for athlon-xp that  
uncovered these problems.
>  _http://gcc.gnu.org/ml/gcc-testresults/2007-05/msg01322.html_ 
(http://gcc.gnu.org/ml/gcc-testresults/2007-05/msg01322.html)  
 
Glad to help. Even happier to hear they are fixed!
 
It is common for many programs (that check cpu type) to think I have a  
Opteron (K8) when actually it _might_ be a K7 (technically)
 
 
$ cat /proc/cpuinfo
processor       :  0
vendor_id       :  AuthenticAMD
type             : primary processor
cpu family      :  15
model           :  11
model name      : AMD Athlon(tm) 64 X2 Dual Core  Processor 4200+
stepping        :  1
brand id        : 0
cpu  count       : 2
apic  id         : 0
cpu  MHz         :  2203
fpu              : yes
flags           : fpu  vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca 
cmov pat pse36 clfl mmx  fxsr sse syscall mmxext lm 3dnowext  3dnow
processor       :  1
vendor_id       :  AuthenticAMD
type             : primary processor
cpu family      :  15
model           :  11
model name      : AMD Athlon(tm) 64 X2 Dual Core  Processor 4200+
stepping        :  1
brand id        : 0
cpu  count       : 2
apic  id         : 1
cpu  MHz         :  2204
fpu              : yes
flags           : fpu  vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca 
cmov pat pse36 clfl mmx  fxsr sse syscall mmxext lm 3dnowext 3dnow


There are other programs that give different results. Might be an idea to  
Google the web and find some GPL code that is tiny, correct, and checks all  
cpus.
 
I can compile GCC using the environment variable "CC=gcc -mfpmath=sse,387"  
and double the number of fp registers. This works (in the past)
to compile both mpfr and GCC. I've only tried it on 4.2.0, a long time  ago. 
It worked without any crashes and did not seem to affect tests.
 
I can also use the -mssse3 -msse4.1 instructions with my processor but  
(unfortunately) the tests have been made "unsupported" in many instances
to avoid getting the correct tests to run on the correct processor under  all 
circumstances - without a flood of error reports.
 
Thanks again for making GCC better (if it applies to 4.2.1 can you fix it  
there too, they might not have the test script in the suite but might have these 
 FPU problems).
 
Rob
 



   


Index Nav: [Date Index] [Subject Index] [Author Index] [Thread Index]
Message Nav: [Date Prev] [Date Next] [Thread Prev] [Thread Next]